

An Open-Source Application Core:CVA6 from the OpenHW Group

Jérôme Quévremont
Thales Research & Technology, Palaiseau, France

Spring 2022 RISC-V Week, Paris



Why Thales invests in RISC-V and open-source HW

Software

Large ecosystem compatible across

implementations

Security

A fully auditable processor

Safety

No black-box

No vendor-locking

LTS; business opportunities for support, customization...

SWaP & customization

Exact fit between features and application needs

Performance

State-of-the-art processor

Sovereignty

Ability to fork if needed

Thales member of OpenHW Group and RISC-V International



CVA6 core


Open-source RISC-V application core

> Supports rich OSes like Linux

One RTL code base, two flavors:

- > CV64A6
 - 64-bit
 - ARIANE donated to OpenHW Group by ETH Zürich
- > CV32A6
 - 32-bit
 - Compact version designed by Thales







CVA6 in a nutshell

Configurable CPU core:

- 32 or 64 bit RISC-V (CV32A6 / CV64A6)
- L1 cache organization
- SP/DP floating point
- Instruction set extension interface (CV-X-IF)
- MMU
- Memory protection (PMP)
- Hypervisor support (H)
- Safe & secure features

An academic project turning into an industrial-grade CPU core

- 100% coverage verification target
- Permissive Apache/Solderpad license

Same core

- For **ASIC targets** (32/64 bit)
- As a 32-bit vendor-independent FPGA soft-core

Software support:

- Linux (32/64 bit)
- Embedded OS (FreeRTOS...)
- RISC-V standard compilers (GCC...)
- Debug: GDB, OpenOCD, Eclipse IDE

Architecture:

6-stage, single-issue, in-order, branch prediction, 2.5 CoreMark/MHz

CVA6 can be assembled into a **multi/many-core SMP CPU** with OpenPiton

CV32A6: RV32IMA[F][C]_Zicsr_Zifencei M/S/U [Sv32]

CV64A6: RV64IMA[F[D]][C]_Zicsr_Zifencei M/S/U[/H] [Sv39]

[] optional feature

 $\hbox{\it Requirement specification:}$


https://github.com/openhwgroup/cva6/blob/master/docs/specifications/cva6 requirement specification.rst







CVA6: a highly configurable core





CVA6: an extendable core

CV-X-IF interface to extend the CVA6 instruction set

- ➤ Current or future RISC-V extensions (B, P...)
- Custom extensions (cryptography, signal processing...)

CV-X-IF specified by OpenHW Group


Open specification, can be used off OpenHW

Compiler support

- > Seamless for supported standard extensions (e.g. B)
- > LLVM should ease the support of custom extensions
- Inline ASM possible for specific processing

Benefits

- > Add extensions without a full re-validation of the core
- Reuse coprocessors between CORE-V cores (CVA6, CV32E40X, CVE2 tbc)



FPGA soft-core

CVA6 initially designed for ASIC targets

CV32A6 is being optimized to also be an FPGA soft-core


- Technology-agnostic (Xilinx, Microchip...)
- > Same common RTL code

▶ Benefits: ease FPGA technology migration, same architectures in ASIC & FPGA,

white box analysis...

FPGA optimizations:

- > +50% frequency achieved *
- > -30% resources achieved ★
- More optimizations to come
- > Some also improve ASIC PPA and CV64A6





Linux support and toolchain

MMU

- 1&D TLB, hardware PTW
- Designed Sv32 MMU (CV32A6) to complement Sv39 (CV64A6)

Linux support

- Available in 32 & 64 bit
- Currently supported: U-Boot, OpenSBI, BuildRoot
- Yocto to come

Other OSes

- FreeRTOS 32 & 64 bit supported
- As an application core, it should support many other OSes

Compiler: GCC

- CVA6 features RISC-V standard extensions
- LLVM and custom extension support on the roadmap roadmap
- Debug: GDB, OpenOCD, Eclipse IDE
- Have you visited our demo on penhi booth?

















Open-source project

Full open-source package


- CVA6 core
- Verification: testbench, sequences, ISS...
- Linux support

Benefits

- Easier collaboration
- Evaluate CVA6 without paperwork
- Audit and white box analysis (safety, security)
- Apache/Solderpad permissive license eases industrial use

Repos

- Core: https://github.com/openhwgroup/cva6
- Linux: https://github.com/openhwgroup/cva6-sdk
- Verification: https://github.com/openhwgroup/core-v-verif







The CVA6 project team @OpenHW

Three Thales teams:

- ➤ Thales Research & Technology (TRT), France
 - Technical project leader
- > Thales DIS (INVIA), France
 - Verification leader
- > Thales India / Engineering Competence Center (ECC)

Academy & Research contributors:

- > ETH Zürich
- ➤ U. Bologna (past)
- > U. Minho (TBC)

More industrial contributors are welcome

2022-05-04

Acknowledgement



https://fractal-project.eu/

- https://www.linkedin.com/company/fractal-european-research-project/
- @project_fractal

Some Thales Research & Technology's CVA6 activities are supported by the FRACTAL project which has received funding from the ECSEL Joint Undertaking (JU) under grant agreement No 877056. The JU receives support from the European Union's Horizon 2020 research and innovation programme and Spain, Italy, Austria, Germany, Finland and Switzerland.







Thank you!





